JPH0321135U - - Google Patents
Info
- Publication number
- JPH0321135U JPH0321135U JP7981789U JP7981789U JPH0321135U JP H0321135 U JPH0321135 U JP H0321135U JP 7981789 U JP7981789 U JP 7981789U JP 7981789 U JP7981789 U JP 7981789U JP H0321135 U JPH0321135 U JP H0321135U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- memory
- master
- chip select
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001360 synchronised effect Effects 0.000 claims description 2
- 230000001934 delay Effects 0.000 claims 1
- 230000003111 delayed effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Hardware Redundancy (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7981789U JPH0321135U (en]) | 1989-07-06 | 1989-07-06 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7981789U JPH0321135U (en]) | 1989-07-06 | 1989-07-06 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0321135U true JPH0321135U (en]) | 1991-03-01 |
Family
ID=31624320
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7981789U Pending JPH0321135U (en]) | 1989-07-06 | 1989-07-06 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0321135U (en]) |
-
1989
- 1989-07-06 JP JP7981789U patent/JPH0321135U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR910001514A (ko) | 마이크로 프로세서 리세트 회로 및 방법과 컴퓨터 시스템 | |
| EP0778577A3 (en) | A Synchronous semiconductor memory integrated circuit, a method for accessing said memory and a system comprising such a memory | |
| JPS6052513B2 (ja) | 半導体記憶装置 | |
| JPH0321135U (en]) | ||
| JPH0397747U (en]) | ||
| JPH0393949U (en]) | ||
| JPH0390346U (en]) | ||
| JPH026344U (en]) | ||
| JP2534278B2 (ja) | メモリ制御回路 | |
| JPH03106600U (en]) | ||
| JPH0426500U (en]) | ||
| JPS62105545U (en]) | ||
| JPH0181794U (en]) | ||
| JPH03113442U (en]) | ||
| JPH0250757U (en]) | ||
| JPS59192755U (ja) | エラステイツク・ストア回路 | |
| JPS63155548U (en]) | ||
| JPS6093200U (ja) | ダイナミツクメモリアクセス回路 | |
| JPS63249245A (ja) | メモリ装置 | |
| JPS59138961U (ja) | トレ−ス・メモリ制御回路 | |
| JPS58101252U (ja) | パリテイチエツカ誤動作防止回路 | |
| JPS60201420A (ja) | プロセツサリセツト方式 | |
| JPH0270249U (en]) | ||
| JPH022751U (en]) | ||
| JPH0345297U (en]) |